AS4C128M16MD2-25BCN Information

DDR2 SDRAM

Alliance Memory DDR2 SDRAM is designed to comply with DDR2 SDRAM key features. Features such as posted CAS# with additive latency, Write latency=Read latency -1 and On-Die Termination (ODT). All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and CK# falling). All I/Os are synchronized with a pair of bidirectional strobes (DQS and DQS#) in a source synchronous fashion. The address bus is used to convey row, column, and bank address information in RAS #, CAS# multiplexing style.

Mobile DDR

Alliance Memory Mobile DDR is fabricated with high-performance CMOS technology. Mobile DDR uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O balls. The range of operating frequencies, programmable burst lengths, and programmable latencies allow the same device to be useful for a variety of high-bandwidth and high-performance memory system applications.Learn More

Specifications

AS4C128M16MD2-25BCN Price & Stock

Alliance Memory AS4C128M16MD2-25BCN pricing and available inventory.

AD5242BRUZ1M distributor

Alternate Names

Alliance Memory has several brands around the world that may have alternate names for AS4C128M16MD2-25BCN due to regional differences or acquisition. AS4C128M16MD2-25BCN may also be known as the following names: